Manipulating materials at the nanometer scale is challenging, particularly if alignment with nanoscale electrodes is desired. Here, we describe a lithography-free, self-aligned nanotrench ablation (SANTA) technique to create nanoscale "trenches" in a polymer like poly(methyl methacrylate) (PMMA). The nanotrenches are self-aligned with carbon nanotube (CNT) or graphene ribbon electrodes through a simple Joule heating process. Using simulations and experiments we investigated how the Joule power, ambient temperature, PMMA thickness, and substrate properties affect the spatial resolution of this technique. We achieved sub-20 nm nanotrenches, for the first time, by lowering the ambient temperature and reducing the PMMA thickness. We also demonstrated a functioning nanoscale resistive memory (RRAM) bit selfaligned with a CNT control device, achieved through the SANTA approach. This technique provides an elegant and inexpensive method to probe nanoscale devices using self-aligned electrodes, without the use of conventional alignment or lithography steps.
Nano Res. 2016, 9(10): 2950-2959 be used to create patterns with nanometer-scale spatial resolution, it is time-consuming and expensive, and alignment to individual CNTs (1-2 nm diameter) would be extremely challenging.
In a previous study, we proposed a simple mechanism for utilizing Joule heating from CNTs in order to pattern nanoscale "trenches" in a polymer [12] . Similar lithography-free techniques have also been proposed for sensor applications [13] , for the study of biological and chemical phenomena [14] , catalytic NW growth [15] , and selective removal of metallic CNTs [16] . Localized heating has also been used as a simple patterning approach for nanoscale positioning [17] [18] [19] . Microheaters have been studied for selective functionalization of sensors [20] and catalytic synthesis of nanomaterials [18] . The advantage of using CNTs as Joule patterning electrodes is that given their small diameter (1-2 nm), nanoscale patterns ought to be achievable. However, only patterns of ~50 nm width were realized in previous work, and a deeper understanding of how to create and optimize such nanoscale features by Joule heating has been lacking until now.
In this work, we push the Joule patterning method towards ~10 nm scale features, achieved through a deeper understanding and optimization of nanoscale heating. We first present a three-dimensional (3D) finite-element method (FEM) model of Joule heating around a CNT covered by a polymer film. This provides a predictive platform revealing all variables controlling the formation of nanoscale features during heating. Guided by these simulations, we fabricated sub-20 nm nanotrenches in poly(methyl methacrylate) (PMMA) by tuning the input power, substrate temperature, and PMMA thickness. We also report successful nanopatterning with narrow two-dimensional (2D) graphene heaters, achieving ~30 nm width for the first time. Unlike conventional lithography techniques, the self-aligned nanotrench ablation (SANTA) technique automatically aligns the devices to be tested with the 1D or 2D probing electrodes. As a novel test case, we report a working nanoscale resistive random access memory (RRAM) bit self-aligned with a CNT control device, entirely fabricated through the SANTA approach. Figure 1 demonstrates the SANTA process and shows atomic force microscopy (AFM) images of the CNT heater and the nanotrench. We start with a CNT device with Pd electrodes on a SiO 2 /Si substrate. The CNT growth and device fabrication steps were reported in detail elsewhere [21] . CNTs with different chiralities (metallic or semiconducting) and different diameters (single-walled or small diameter multiwalled) could all be used in the SANTA technique, as long as they pass a sufficiently high current to heat and pattern the PMMA (e.g. semiconducting CNTs need to be gated in the "on" state, while metallic CNTs can be used without gating). We spin coat a thin layer of PMMA on top of the CNT, with thickness varying from 20 to 60 nm, as controlled by the spin rate (see the Electronic Supplementary Material (ESM)). We Nano Res. 2016, 9(10): 2950-2959 then apply a constant voltage across the electrodes to induce current flow in the CNT. Joule heating from the CNT heats the PMMA film ( Fig. 1(a) ) causing it to ablate, leaving behind a nanotrench self-aligned with the CNT (Figs. 1(b) and 1(d) ). The insets in Figs. 1(a)  and 1(b) show the cross-sectional view perpendicular to the CNT. The Fig. 1(d) inset shows the depth profile of the resulting nanotrench, with the CNT at its bottom.
Results and discussion

Process of forming nanotrenches
We note that if the input power is insufficiently high, the nanotrench may not form along the CNT all the way to the two electrodes, due to heat sinking at the metal contacts [22, 23] . We perform the entire process in an environmentally controlled probe station (typically under ~10 -5 Torr vacuum) to prevent CNT breakdown and control the substrate temperature. The resulting nanotrench provides a convenient platform to position active materials such as molecules for sensor and biological studies [9, 10, 14, 24] , dielectric nanowires or memory bits [11, 12] , and nanowires synthesized via catalytic growth or direct deposition [15, 18, 19] . The process can also be used to remove unwanted CNTs after plasma etching [16] .
Simulation platform
To better understand the heating and temperature distribution in our devices, we developed a 3D COMSOL FEM model that is consistent with our experimental setup, as shown in Fig. 2(a) . To improve the efficiency, only a quarter of the actual device is simulated, taking advantage of the two symmetry planes. Figure 2(a) shows that the first symmetry plane bisects the CNT into two half-cylinders along its axis; the second symmetry plane bisects the CNT in the middle, perpendicular to its axis. The second assumption is valid for metallic CNTs (which have uniform heating) and is a reasonable approximation for semiconducting CNTs under high bias [21] . The size of the simulated Si substrate is 20 μm × 20 μm × 20 μm, sufficiently large to capture all heat flowing away from the CNT, but small enough to facilitate meshing and computation [25] . The bottom surface and the two side surfaces (non-symmetry planes) are held at ambient temperature (isothermal boundary conditions), while all other outer surfaces are treated as thermally insulating (adiabatic boundary conditions). The nanotrench width W is defined as the narrowest region where all PMMA is heated above its boiling temperature. The CNT is drawn disproportionally large for clarity and two different temperature scales are used to better illustrate the temperature distribution in the upper (PMMA) and lower (SiO 2 ) regions, respectively. The inset shows the temperature profile away from the CNT heater, with a maximum temperature gradient of ~2.7 K/nm, similar to the temperature gradient of the nanowire heater reported by Jin et al. [18] .
Nano Res. 2016, 9(10): 2950-2959 heater, and confirms that the greatest temperature gradients are very close to the CNT itself. The 3D model includes thermal boundary resistances (TBR) at all interfaces, matched against data from the literature. The lumped TBR at the CNT-Pd interface is R th,c ≈ 1.2 × 10 7 K/W and a thermal boundary conductance g = 0.17 W/(K·m) (per CNT length) is applied at the CNT-SiO 2 boundary [26] . All other interior interfaces (Si-SiO 2 , SiO 2 -PMMA, and CNT-PMMA) have R th = 2.5 × 10 -8 m 2 ·K/W (per unit area) [7, 25, 27] . The thermal conductivities of the CNT, SiO 2 , Si, PMMA, and Pd are taken as 2,200, 1.4, 150, 0.1, and 70 W/(K·m), respectively [7, 22] . The thermal model solves the steady-state 3D heat diffusion equation to obtain the temperature profile in the device. (The heat diffusion equation is appropriate without any ballistic corrections because the CNT is long and the materials immediately surrounding it are amorphous, with low thermal conductivity.) Figure 2 (c) shows a typical cross-sectional temperature profile in the middle of the CNT (same orientation as the inset of Fig. 1(b) ). The nanotrench is formed where the PMMA temperature exceeds its boiling point (~523 K), as shown by the void (white) region in Fig. 2(c) . The inset shows the temperature profile along the lateral direction with a peak temperature gradient of ~2.7 K/nm. This confirms that the CNT heater creates a highly localized temperature profile and thus forms a nanoscale trench.
CNT heaters
As our next step, portrayed in Figs. 3 and 4, we systematically studied the effects of input power per unit CNT length (P L ), ambient temperature (T 0 ), PMMA thickness (t PMMA ), and substrate type on the width of the nanotrench (W). This width is defined as the narrowest region where all the PMMA is heated above its boiling temperature. Figure 3(a) shows how W varies as a function of the input power per unit length (P L ) at different ambient temperatures. Here, the PMMA thickness t PMMA = 40 nm, and the CNT is on a 90 nm thick SiO 2 layer on a 500 μm Si wafer, consistent with our initial experiments. The dashed lines are FEM simulation results and symbols show the measured experimental results. The nanotrench widths were measured by AFM using sharp single crystalline diamond (SCD) probes with a tip radius ~5 nm, accounting for the tip convolution effect [28] . We varied the ambient temperature in steps of 50 K from 150 to 350 K for various CNTs that were otherwise subjected to similar conditions; different temperatures are color coded in the diagram. Nano Res. 2016, 9(10): 2950-2959
Our simulations generally agree with the experimental data, and most importantly the qualitative trends are confirmed: The nanotrench W increases sublinearly (almost logarithmically) with P L = I(V − I·R C )/L, which excludes the voltage drops at the contacts. Here we estimated the electrical contact resistance R C from the CNT resistance at low voltage, when R C is expected to dominate for our process conditions [21] . The normalized Joule heating power (per length) P L is a better parameter to quantify the ablation process than either applied voltage V or current I alone, since each CNT device may have different resistance, chirality, and channel length. While we could use either the constant voltage or constant current approach to achieve the desired input power density, we chose the constant voltage method in this work to limit the voltage across the CNT and avoid device breakdown. The sublinear dependence of W on P L is not unexpected, because as the nanotrench grows in width, more heat (from the CNT) is lost to the underlying substrate than in heating the PMMA.
We also see that the power required to form a nanotrench of a given width decreases with increasing ambient temperature, as it is easier to heat up and evaporate PMMA at elevated temperatures. Thus, heating the substrate may be desired in applications when semiconducting CNTs cannot generate enough power to "burn" through a relatively thick layer of PMMA. At lower temperatures, nanotrench widths are naturally smaller for a given P L , allowing us to achieve sub-20 nm wide nanotrenches at 150 K ambient. Qualitatively, at a lower temperature, only PMMA that is in close proximity to the CNT will be heated to sufficient temperature, thus producing a narrower nanotrench. At the same time, the viscosity of a liquid is generally lower at lower temperature, limiting the reflow of the PMMA film and assisting in keeping the width small.
We next examined the effect of PMMA thickness on CNT nanotrench width, as shown in Fig. 3(b) . An ellipsometer was used to measure the PMMA thickness. In this case, the ambient temperature was 300 K and the substrate was 90 nm SiO 2 . We controlled the PMMA thickness by varying the spin rate and/or adding A-thinner into the PMMA. Tabulated results of PMMA thickness as a function of spin rate and A-thinner concentration are included in the ESM. With thinner PMMA, the minimal achievable nanotrench width is smaller, as the minimal power to evaporate a thinner layer of PMMA is lower. From the simulation in Fig. 3(b) , we also observed that the rate of increase of W with respect to the input power P L is smaller for thinner films. This is beneficial, as it allows us to have better control over the nanotrench width and better tolerance of variation in input power. However, for applications where a lift-off process is necessary (e.g., depositing dielectrics, memory bits, or metal nanowires [12] ), we cannot reduce the PMMA thickness below a certain value [29] , depending on the type and thickness of the material deposited in the nanotrench.
We also looked at how different substrates may affect the temperature distribution and thus the nanotrench width around CNT heaters. In Fig. 3(c) , we varied the SiO 2 thickness (t ox = 30, 90, and 300 nm), and also looked at the temperature profile for the CNT sitting on a quartz substrate. The ambient temperature was 300 K and the PMMA thickness 40 nm. In the typical SiO 2 /Si configuration, we see that with thinner SiO 2 the nanotrench width is significantly lower for the same input power. With thinner oxide, "vertical" heat dissipation from the CNT via the oxide to the thermally conductive Si substrate is increased. As a result, there is less lateral heat spreading from the CNT heater to the PMMA, resulting in a sub-10 nm nanotrench for 30 nm SiO 2 thickness (note the logarithmic vertical scale in Fig. 3(c) ). However, if the CNT is placed on a quartz substrate (thermal conductivity ~10 W/(m·K)), the lateral heat dissipation is significantly larger. The trench width thus increases almost exponentially with P L , because the entire quartz substrate is heated and therefore heats the PMMA from below (Fig. S3 in the ESM) . Conversely, we note the unusual case of a thermally anisotropic substrate such as La 5 Ca 9 Cu 24 O 41 (LCCO), which is thermally conductive in the vertical direction (~100 W/(m·K)) but insulating in the lateral direction (~2 W/(m·K)) [30] , which could be an ideal choice for creating ultranarrow trenches.
It is interesting to note that the nanotrench may take up to a few seconds to reach its steady-state width, as shown in Fig. S4 of the ESM. These times are much longer than the thermal time constants of such a system (hundreds of nanoseconds) [27, 31] , suggesting PMMA may reflow during this process. While our simulations cannot account for the complicated evaporation, melting, and reflow processes of PMMA, they nevertheless provide good agreement with the experimental data (Fig. 3) . More importantly, these steady-state simulation results illustrate clearly how different parameters (input power density, ambient temperature, PMMA thickness, and substrate thermal resistance) affect the SANTA process and allow us to fine-tune these parameters to achieve a desired nanotrench width for different applications.
As stated earlier, these PMMA nanotrenches can be filled with other materials such as evaporated metals. After PMMA lift-off, this will then lead to the formation of a metal nanowire that is self-aligned with the CNT underneath. In Fig. 4(a) , we show such a typical metal nanowire, generated from the nanotrench after metallization (Cr, 5 nm) and lift-off. Here the trench was formed by applying an input power P L ≈ 0.47 mW/μm along the CNT at 300 K. The CNT heater was on a 30-nm SiO 2 (on Si) substrate and was covered with 40 nm of PMMA. A scanning electron microscopy (SEM) image confirmed uniform coverage of the metal nanowire along the CNT. The inset reveals a zoomedin high-resolution SEM image showing that the width of this nanowire was ~20 nm, consistent with our simulation predictions.
CNT-based memory devices
Because of the contact cooling effect, the temperature of the CNT which forms the nanotrench is lower near the metal contacts over a distance comparable to the so-called thermal healing length L H along the CNT; here L H ≈ 200 nm [22, 23, 32] . Thus, depending on input power, a nanotrench may not always form all the way to the metal contact, enabling the existence of a short CNT segment in series with the nanowire formed in the nanotrench. Here we exploited this capability to demonstrate a novel device: a nanoscale RRAM device with a CNT built-in series resistor and selection device. By controlling the SANTA input power, we limited the nanotrench in the PMMA from reaching the contact. We then evaporated 5 nm of Cr followed in situ by 5 nm of AlO x , without breaking vacuum. Performing PMMA lift-off, this yielded a CNT-Cr-AlO x coaxial nanowire in series with a short CNT segment (protected by the intact PMMA near the contact), as shown in Fig. 4(b) . The short CNT segment could serve the role of a current compliance resistor (if metallic) or selection device (if semiconducting) in RRAM applications, without additional fabrication steps. To enable electrical measurements, we finally patterned a top metal electrode (Ti/Pd, 2/30 nm) to form a crossbar RRAM device, as illustrated in the SEM image (Fig. 4(c) ) and the schematics (Fig. 4(d)  inset) . As the applied electric field increases across the oxide, a filamentary conduction path forms in the otherwise-insulating AlO x , resulting in a significant drop of the device resistance. In typical RRAM devices, this sudden drop in resistance may lead to a large increase in current density and possible thermal runaway. In this context, the built-in CNT segment acts as a current compliance resistor, as shown in the measured I-V characteristics (Fig. 4(d) ).
GNR heaters
In addition to the 1D CNTs, we also used GNRs with widths varying from 30 to 400 nm, as heaters to demonstrate the broad usefulness of the SANTA technique. Detailed fabrications of GNRs are reported elsewhere [33] . In short, we grow single-layer graphene Nano Res. 2016, 9(10): 2950-2959
As the heater dimension goes from 1D (CNTs) to quasi-2D (GNRs), the general trends still hold, i.e. the nanotrench width grows sub-linearly with the input power and the nanotrench width is smaller for lower ambient temperatures. As the GNR heater width increases, the minimum achievable nanotrench width increases accordingly, being comparable to the GNR width. This suggests that our SANTA technique could be extended to 2D materials such as graphene and transition metal dichalcogenides (TMDs) for patterning, functionalization, and sensor applications. Recent studies have shown up to 300 μA/μm current density in MoS 2 [34] , yielding a power density per unit area P A ~ 20 mW/μm 2 which is sufficient to remove the PMMA (Fig. 5) .
Finally, we plot all our experimental results (CNTs and GNRs) for T 0 = 300 K, t PMMA = 40 nm, t ox = 90 nm in Fig. 6 . The horizontal axis is the power density per unit area of contact with the substrate (P A ) and the vertical axis is the nanotrench width W normalized by the width of the device under test (W DUT ) (i.e., the CNT diameter or GNR width). The dashed line shows a power-law fitted by the exponent ~0.943 (see inset), consistent with the sub-linear trend described earlier.
Conclusions
In summary, we described the SANTA (self-aligned nanotrench ablation) technique, using Joule heating of a nanoscale heater (e.g. CNT or GNR) to create nanotrenches in PMMA along the direction of the underlying heater. These nanotrenches can be used to self-align materials or devices to be probed at ~10 nm scales using the CNT or GNR electrodes. We developed a 3D simulation model to understand and optimize the nanotrench formation process, showing that with lower ambient temperatures, thinner PMMA, and thinner substrate oxide, we gain better control over the nanotrench width. Guided by these simulations, we also experimentally demonstrated sub-20 nm nanotrenches at 150 K, using 30 nm PMMA film using CNT heaters. Sub-10 nm nanotrenches could be achieved by using thinner substrate oxide thicknesses for better vertical heat sinking. This technique could be extended to other nanoscale electrodes (e.g. nanowires or TMDs), providing a convenient way to position active materials with nanoscale precision. We demonstrated one potential application: building a nanoscale RRAM bit, self-aligned with a built-in CNT series resistor and selection device. Other applications include fabricating dielectric or metallic nanowires, selectively functionalizing sensors, facilitating catalytic nanowire growth, and removing undesired CNT connections.
